

## Statement of Volatility - Dell PowerEdge R450

Dell PowerEdge R450 contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as user-definable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility. Configuration option information (pertinent to options such as microprocessors, remote access controllers, and storage controllers) is available by component separately. The following NV components are present in the PowerEdge R450 server.

Item	Non-Volatile or Volatile	Quantity	Reference Designator	Size
Planer	or volatile			
PCH Internal CMOS	Non-Volatile	1	U_PCH1	256 Bytes
RAM		_	0_1 01.12	250 27100
BIOS SPI Flash	Non-Volatile	1	JP45	32 MB
BIOS Data SPI Flash	Non-Volatile	1	U12	4 MB
iDRAC SPI Flash	Non-Volatile	1	JP4	4 MB
BMC EMMC	Non-Volatile	1	U9	8 GB
iDRAC DDR4	Volatile	1	U4	8Gb
System CPLD RAM	Volatile	1	U_CPLD1	432 Kb
System CPLD RAM	Non-Volatile	1	U_CPLD1	448 Kb
System Memory	Volatile	Up to 8 per CPU	CPU1: A1~A8, CPU2: B1~B8	Up to 64GB per DIMM
CPU Vcore and VSA	Non-Volatile	1 for CPU1,	PU1	16KB
Regulators		1 for CPU2	PU13	
Memory VDDQ	Non-Volatile	1 for CPU1,	PU25	16KB
Regulators		1 for CPU2	PU30	
LOM SPI FLASH	Non-volatile	1	U2	8MB
4 x 3.5" SAS/SATA fro	nt Backplane			
SEP internal flash	Non-Volatile	1	U46	4Mbit in-chip SPI Serial Flash
Backplane External	Non-Volatile	1	U46	256 Bytes
FRU				
8 x 2.5" SAS/SATA fro	-	T		
SEP internal flash	Non-Volatile	1	U46	4Mbit in-chip SPI Serial Flash
Backplane External FRU	Non-Volatile	1	U46	256 Bytes
H745 fPERC (Internal	Controller)			
SDRAM	Volatile	4		4GB
	- Clathe		U1077~U1080	100
NV Flash	Non-volatile	1	U1100	32Gb
BMU	Non-Volatile	1	U1090	180KB
SPI Flash	Non-Volatile	1	U1086	128Mb

NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2Kb
SPD	Non-volatile	1	U22	2Kb
CPLD	Non-volatile	1	U1088	64kb
MCU (Cordova)	Non-volatile	1	U1113	8KB
H755/H755N fPERC	(Internal Controlle	er)		
SDRAM	Volatile	9	U1077~U1085	8GB
NV Flash	Non-volatile	1	U1100	512Gb
BMU	Non-Volatile	1	U1126	180KB
SPI Flash	Non-Volatile	1	U1086	128Mb
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2Kb
SPD	Non-volatile	1	U22	2Kb
CPLD	Non-volatile	1	U1088	64kb
MCU (Cordova)	Non-volatile	1	U41	8KB
H345 fPERC (Intern	al Controller)			
SPI Flash	Non-Volatile	1	U2	256Mb
NVSRAM	Non-volatile	1	U5	128KB
CPLD	Non-volatile	1	U7	24Kb
FRU	Non-volatile	1	U8	64Kb
RMC	Non-volatile	1	U9	64Kb
MCU (Cordova)	Non-volatile	1	U41	8KB
H840 Adapter PERO	(External Controll	er)		
SDRAM	Volatile	9	U1077~U1085	8GB
NV Flash	Non-volatile	1	U1100	64Gb
BMU	Non-Volatile	1	U1090	180KB
SPI Flash	Non-volatile	1	U1098	128Mb
NVSRAM	Non-volatile	1	U1087	128KB
FRU	Non-volatile	1	U1019	2Kb

SPD	Non-volatile	1	U22	2Kb	
CPLD	Non-volatile	1	U1088	64kb	
HBA355i fPERC (Inter	nal controller)				
SPI Flash	Non-Volatile	1	U2	128Mb	
FRU	Non-volatile	1	U5	2Kb	
CPLD	Non-volatile	1	U23	24kb	
MCU	Non-volatile	1	U41	8KB	
HBA355E Adapter PE	RC (External contr	oller)			
SPI Flash	Non-Volatile	1	U2	128Mb	
FRU	Non-volatile	1	U5	2Kb	
CPLD	Non-volatile	1	U23	24kb	
Left Status CP					
Microcontroller	Non-Volatile	1	U_TINY	8KB	
Left Titan2					
Microcontroller	Non-Volatile	1	USAM7	2MB Flash in chip	
TPM					
Trusted Platform	Non-Volatile	1	U2	128 Bytes	
Module (TPM)					
Right FIO 1U Packag	ge 1				
SPI Flash	Non-Volatile	1	U2	32 Mb	
IDSDM					
iDSDM (uSD1, uSD2)	Non-Volatile	2	J1, J2	16GB, 32GB, 64GB	
SPI Flash	Non-Volatile	1	U2	8Mb	
BOSS-S1					
RAID controller	Non-Volatile	1	U17	8Mb	
external SPI FLASH					
FRU	Non-Volatile	1	U_BOSS_EEPROM1	2Kb	
LCD Bezel					
Microcontroller	Non-Volatile	1	IC1	256KB	
PSU					
DELTA PSU					
MCU	Non-volatile	2	IC805, IC703	64KB	
EEPROM	Non-volatile	1	IC601	2KB	
ARTESYN PSU	ARTESYN PSU				
Primary MCU	Non-volatile	1	U317	64KB	
	i .	1		1	

Secondary MCU	Non-volatile	1	U315	128KB	
DCDC MCU	Non-volatile	1	U301	32KB	
Liteon PSU					
Primary MCU	Non-volatile	1	IC050	64K	
Secondary MCU	Non-volatile	1	IC900	128K	
Right Riser (R1, R2C)					
MCU	Non-volatile	1	U1	8kB	

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Planer			
PCH Internal CMOS RAM	Battery-backed CMOS RAM	No	Real-time clock and BIOS configuration settings
BIOS SPI Flash	SPI Flash	Yes	Boot code, system configuration information, UEFI environment, Flash Disceptor, ME
BIOS Data ROM SPI Flash	SPI Flash	No	4MB Data SPI ROM storage BIOS setting.
iDRAC SPI Flash	SPI Flash	No	iDRAC Uboot (boot loader), server management persistent store (i.e. iDRAC boot variables), and virtual planar FRU
BMC EMMC	eMMC NAND Flash	No	Operational iDRAC FW, Lifecycle Controller (LC) USC partition, LC service diags, LC OS drivers, USC firmware, IDRAC MAC Address, and EPPID, rac log, System Event Log, lifecycle log cache
iDRAC DDR4	RAM	Yes	iDRAC RAM
System CPLD RAM	RAM	No	Not utilized
System Memory	RAM	Yes	System OS RAM
Memory VDDQ, CPU Vcore and VSA Regulators	OTP (one time programmable)	No	Operational parameters
SPI FLASH	SPI Flash EEPROM	Yes	Firmware
4 x 3.5"; 8 x 2.5" SAS/SATA f	ront Backplane		
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane External FRU	I2C EEPROM	No	FRU
H345/H745/H755/H755N fP H345/H745/H755/H840 Ada			
NVSRAM	NVSRAM	No	Configuration data

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
NV Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
SPI Flash	SPI Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
MCU (Cordova)	EEPROM	No	PCIe Bifurcation information to system iDRAC
BMU	Integrated Flash+EEPROM	No	Battery Management control
HBA355i fPERC	_		
FRU	EEPROM	No	Card manufacturing information
SPI Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
MCU (Cordova)	EEPROM	No	PCle Bifurcation information to system iDRAC
HBA355i/HBA355E Adapter	1		
FRU	EEPROM	No	Card manufacturing information
SPI Flash	SPI FLASH	No	Card firmware
CPLD	Flash	No	Power Sequencing
Left Status CP	Floor	NI-	Deining Haalth and Chatras LED
Microcontroller	Flash	No	Driving Health and Status LED
Left Titan2	COLEL		5 6 11
Microcontroller	SPI Flash	No	For field maintenance. Have License, Service Tag and system information. Driving health and status LEDs
TPM			
Trusted Platform Module (TPM)	EEPROM	Yes	Storage of encryption keys
Right FIO 1U Package 1			
SPI Flash	SPI Flash	No	EasyRestore functionality contains Service Tag, Copy of SEL logs
IDSDM			
iDSDM (uSD1, uSD2)	NAND Flash	Yes	Provides mass storage
SPI Flash	SPI Flash	SPI flash is only indirectly connected to iDRAC. iDRAC can read any address in the SPI flash, but may only write	Boot firmware storage, configuration and state data for IDSDM.

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
		the primary firmware	
		storage area as a part of	
		a firmware update	
		procedure.	
BOSS-S1			
SPI FLASH	FLASH EEPROM	No	Boot code, FW
FRU	FLASH EEPROM	No	Card manufacturing
			information
LCD Bezel			
Microcontroller	Internal Flash	No	bootloader and s/w
			implementation of LCD
			command set
PSU			
MCU	Internal Flash	Yes	Boot code, FW
FRU	EEPROM	No	PSU information
Right Riser			
MCU	Flash ROM	No	Riser information

Item	How is data input to this	How is this memory write	How is the memory
	memory?	protected?	cleared?
Planer			
PCH Internal CMOS RAM	BIOS	N/A – BIOS only control	1) Set NVRAM_CLR jumper to clear BIOS configuration settings at boot and reboot system. 2) Power off the system, remove coin cell battery for 30 seconds, replace battery and then power back on. 3) Restore default configuration in F2 system setup menu.
BIOS SPI Flash	SPI interface via PCH	Software write protected	Not possible with any utilities or applications and system is not functional if corrupted or removed.
BIOS Data SPI Flash	SPI interface via PCH	Software write protected	Not possible with any utilities or applications and the system is not functional if BIOS SPI is corrupted or removed.
iDRAC SPI Flash	SPI interface via iDRAC	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.	The user cannot clear memory completely. However, user data, lifecycle log and archive, SEL, and fw image repository can be cleared using Delete Configuration and Retire System, which can be

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
			accessed through the Lifecycle Controller interface.
BMC EMMC	NAND Flash interface via iDRAC	Embedded FW write protected	The user cannot clear memory completely. However, user data, lifecycle log and archive, SEL, and fw image repository can be cleared using Delete Configuration and Retire System, which can be accessed through the Lifecycle Controller interface.
Memory VDDQ, CPU Vcore	Once values are loaded	There are passwords for	The user cannot clear
and VSA Regulators	into register space a cmd writes to nvm.	different sections of the	memory.
System CPLD RAM	Not utilized	register space Not accessible	Not accessible
System CPLD KAIVI	Not utilized	Not accessible	Not accessible
System Memory	System OS	OS Control	Reboot or power down system
Internal USB Key	USB interface via PCH.	No write protected	Can be cleared in the
	Accessed via system OS		system OS
Trusted Platform Module	Using TPM Enabled	SW write protected	F2 Setup option
(TPM, TPM 2.0 only)	operating systems		
LOM SPI FLASH	The data is flash via Dell	Reserving write protection	User cannot clear the
	Update Package(DUP)	function for HW design.	memory.
4 x 3.5"; 8 x 2.5" SAS/SATA fr	ont Backplane		
SEP internal flash	I2C interface via iDRAC	Program write protect bit	The user cannot clear memory.
Backplane External FRU	Programmed at ICT during production.	No write protected	The user cannot clear memory.
H345/H745/H755/H755N fPE H345/H745/H755/H840 Adap			
NVSRAM	ROC writes configuration data to NVSRAM	no write protected. Not visible to Host Processor	User cannot clear the memory.
SPD	Pre-programmed before assembly	no write protected. Not visible to Host Processor	User cannot clear the memory.
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protected. Not visible to Host Processor	User cannot clear the memory.
Backup Flash	FPGA backs up DDR data to this device in case of a power failure	no write protected. Not visible to Host Processor	Flash can be cleared by powering up the card and allowing the controller to flush the contents to VDs. If the VDs are no longer available, cache can be cleared by going into controller BIOS and selecting Discard Preserved Cache.

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
SDRAM	ROC writes to this memory	no write protected. Not	Cache can be cleared by
	- using it as cache for data	visible to Host Processor	powering off the card
	IO to HDDs		
HBA355i fPERC			
NVSRAM	ROC writes configuration	no write protected. Not	User cannot clear the
	data to NVSRAM	visible to Host Processor	memory.
FRU	Programmed at ICT during	no write protected	User cannot clear the
	production.	·	memory.
Flash	Pre-programmed before	no write protected. Not	User cannot clear the
	assembly. Can be updated	visible to Host Processor	memory.
	using Dell/LSI tools		
Left Status CP			
Microcontroller	I2C via iDRAC	Hardware strapping	User cannot clear the
			memory.
Left Titan2			
Microcontroller	SPI interface via iDRAC	Hardware strapping	User cannot clear the
			memory.
TPM			
Trusted Platform Module	Using TPM Enabled	SW write protected	F2 Setup option
(TPM)	operating systems		
Right FIO 1U Package 1			
SPI Flash	SPI interface from iDRAC	Embedded iDRAC	The user cannot clear
	to Right Cntl Panel	subsystem firmware	memory.
		actively controls sub area	
		based write protection as	
		needed.	
IDSDM			
iDSDM (uSD1, uSD2)	device resides in host	physical write protect	(1) card may be physically
DSDIVI (dSD1, dSD2)	domain; they are exposed	switch on ACE card	removed and destroyed
	· · · ·	SWILCH OH ACE CAID	or cleared via standard
	to the user via an		means on a separate
	internally connected, non-		computer OR
	removable USB mass		(2)User has access to the
	storage device		card in the host domain
			and may clear it manually
SPI Flash	User can initiate a	There is no mechanism	iDRAC may issue a clear
	firmware update of the	provided to iDRAC to write	command to erase all
	IDSDM device.	any SPI NOR area outside	contents of the SPI NOR, but doing this will leave
		of the primary IDSDM	the IDSDM non-
		firmware region.	functional.
BOSS-S1			-
SPI FLASH	By programming the	N/A	Use Flash tool, type
	image via firmware update		"go.nsh w y"
	process		
TFRU	During Manufacturing, by	N/A	By writing to Flash
	programming the image	14/15	27 WITCHIS COTTASTI
	via firmware update		
	•		
	process.		
	During runtime, by I2C		
	Proprietary Command Protocol		
		i .	İ

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
LCD Bezel			
Microcontroller	Updated as part of secure iDRAC software update. Configuration parameters can change only as part of iDRAC update	Writes are only allowed as part of secure iDRAC update	not user clearable.
PSU			
MCU	The data is flash via Dell Update Package(DUP)	SW write protected	Before firmware update, the memory will be clear.
FRU	During Manufacturing, by programming the image via firmware update process	SW write protected	User cannot clear the memory.
Right Risers (R1/R2C)			
мси	The data is flash via iDRAC auto update	No write protected. Not visible to Host Processor	User cannot clear the memory.



**NOTE:** For any information that you may need, direct your questions to your Dell Marketing contact.

07 - 2021

Copyright © 2021 Dell Inc. or its subsidiaries. All Rights Reserved.

Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners.